identify the error in the below verilog code

 find the errors in below verilog code

module semi_test(a,clock, y);

input a,clock;

output y;

always@(*)

begin

assign y=a;

end

endmodule

error:= in always block and clock is not used in always block