in verilog code find the time period of y in below code

 'timescale 1ns/1ps


reg y;

initial

begin

y=1'b1;

forever

#(15/2.0) y=~y;

end



output:-  7.5 because 15/2=7.5

Comments

Popular posts from this blog