VLSI- design and verification engineering freshers syllabus

 design and verification engineering syllaabus:-

1. main subject digital electronics

2. verilog

3. system verilog

4. uvm ( universal verification methodology

5. perl basics

6. python basics

7. tcl scripping language basics

8.  Static Timing Analysis basics

those above subjects is enough freshers to get a good job.