find the syntax error and output in verilog code
function guess; input [7:0] a,b; if (a>b) #10; guess=a; else #10; guess=b; endfunction output or syntax error:- inside the function we cannot use delay.
Navigating the VLSI career landscape. I offer advice and resources for students and professionals looking to succeed in the dynamic and ever-evolving semiconductor industry. Let's build our VLSI careers together.